The documentation and process conversion measures necessary to comply with this revision shall be completed by 28 February 2007.

INCH-POUND

MIL-PRF-19500/614E 29 November 2006 SUPERSEDING MIL-PRF-19500/614D 20 December 2004

PERFORMANCE SPECIFICATION SHEET

SEMICONDUCTOR DEVICE, FIELD EFFECT RADIATION HARDENED TRANSISTOR, N-CHANNEL, SILICON, TYPES 2N7380 AND 2N7381, JANTXV M, D, R, F, G, AND H, JANS M, D, R, F, G, AND H

This specification is approved for use by all Departments and Agencies of the Department of Defense.

The requirements for acquiring the product described herein shall consist of this specification sheet and MIL-PRF-19500.

1. SCOPE

- * 1.1 <u>Scope</u>. This specification covers the performance requirements for an N-channel, radiation hardened, enhancement mode, MOSFET, power transistor intended for use in high density power switching applications. Two levels of product assurance are provided for each device type as specified in MIL-PRF-19500, with avalanche energy ratings (E_{AS}) and maximum avalanche current (I_{AS}). See 6.5 for JANHC and JANKC die versions.
 - 1.2 Physical dimensions. See figure 1 (TO-257AA).
- * 1.3 Maximum ratings. Unless otherwise specified, $T_C = +25$ °C.

Туре	P _T (1) T _C = +25°C	P_T $T_A = +25^{\circ}C$ (free air)	R _θ JC (2)	$\begin{aligned} & \text{Min V}_{(BR)DSS} \\ & \text{V}_{GS} = 0 \text{ V} \\ & \text{I}_{D} = 1.0 \text{ mA dc} \end{aligned}$	I _{D1} (3) (4) T _C = +25°C	I _{D2} (3) (4) T _C = +100°C	T_J and T_{STG}
	<u>W</u>	<u>W</u>	<u>°C/W</u>	V dc	A dc	A dc	<u>°C</u>
2N7380 2N7381	75 75	2 2	1.67 1.67	100 200	14.4 9.4	9.1 6.0	-55 to +150 -55 to +150

Туре	I _S	I _{DM} (5)	V_{GS}	E _{AS} max	I _{AS}
	A dc	<u>A(pk)</u>	<u>V dc</u>	<u>mJ</u>	A dc
2N7380 2N7381	14.4 9.4	57 37	±20 ±20	150 150	14.4 9.4

(See notes next page)

Comments, suggestions, or questions on this document should be addressed to Defense Supply Center, Columbus, ATTN: DSCC-VAC, P.O. Box 3990, Columbus, OH 43218-3990, or emailed to Semiconductor@dscc.dla.mil. Since contact information can change, you may want to verify the currency of this address information using the ASSIST Online database at http://assist.daps.dla.mil/.

AMSC N/A FSC 5961

- 1.3 <u>Maximum ratings</u>. continued
- (1) Derate linearly by 0.6 W/ $^{\circ}$ C for T_C > +25 $^{\circ}$ C.
- (2) See figure 2, thermal impedance curves.
- (3) The following formula derives the maximum theoretical I_D limit. I_D is limited by package and device construction.

$$I_{\rm D} = \sqrt{\frac{T_{\rm JM} - T_{\rm C}}{\left(R_{\rm \theta JC}\right) x \left(R_{\rm DS} \left(\text{ on }\right) \text{ at } T_{\rm JM}\right)}}$$

- (4) See figure 3, maximum drain current graph.
- (5) $I_{DM} = 4 \times I_{D1}$ as calculated in note (3).
 - 1.4 Primary electrical characteristics. Unless otherwise specified, $T_C = +25$ °C.

Type	Min V _{(BR)DSS}		S(th)1	I_{DSS} max $V_{GS} = 0$		$v_{S(on)1}$ (1) V; $I_D = I_{D2}$
Туре	$V_{GS} = 0$ $V_{DS} \ge V_{GS}$ $I_D = 1.0 \text{ mA dc}$ $I_D = 1.0 \text{ mA dc}$		V_{DS} = 80 percent of rated V_{DS}	T _J = +25°C	T _J = +150°C	
	V dc	<u>V</u>	<u>dc</u>	μA dc	Ω	Ω
	Min M		Max			
2N7380	100	2.0	4.0	25	0.18	0.33
2N7381	200	2.0	4.0	25	0.40	0.84

- (1) Pulsed (see 4.5.1).
- 2. APPLICABLE DOCUMENTS
- 2.1 <u>General</u>. The documents listed in this section are specified in sections 3, 4, or 5 of this specification. This section does not include documents cited in other sections of this specification or recommended for additional information or as examples. While every effort has been made to ensure the completeness of this list, document users are cautioned that they must meet all specified requirements of documents cited in sections 3, 4, or 5 of this specification, whether or not they are listed.
 - 2.2 Government documents.
- 2.2.1 <u>Specifications, standards, and handbooks</u>. The following specifications, standards, and handbooks form a part of this document to the extent specified herein. Unless otherwise specified, the issues of these documents are those cited in the solicitation or contract.

DEPARTMENT OF DEFENSE SPECIFICATIONS

MIL-PRF-19500 - Semiconductor Devices, General Specification for.

DEPARTMENT OF DEFENSE STANDARDS

MIL-STD-750 - Test Methods for Semiconductor Devices.

(Copies of these documents are available online at http://assist.daps.dla.mil/quicksearch/ or http:

2.3 <u>Order of precedence</u>. In the event of a conflict between the text of this document and the references cited herein, the text of this document takes precedence. Nothing in this document, however, supersedes applicable laws and regulations unless a specific exemption has been obtained.

	Ltr	Inch	nes	Millin	neters
		Min	Max	Min	Max
	BL	.410	.430	10.41	10.92
	BL ₁		.033		0.84
TW —— CH	СН	.190	.200	4.83	5.08
- - TT	LD	.025	.035	0.64	0.89
	LL	.600	.650	15.24	16.51
	LO	.120 BS0	0	3.05 BS	SC .
HO TL	LS	.100 BS0	2	2.54 BS	SC .
BL	MHD	.140	.150	3.56	3.81
123	МНО	.527	.537	13.39	13.64
-C-	TL	.645	.665	16.38	16.89
	TT	.035	.045	0.89	1.14
▼ U ↓ ↓ See note 4 ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓	TW	.410	.420	10.41	10.67
LS — LO LD — LO	Term 1	Drain			
3 PLS TI TO THE TOTAL TOTA	Term 2	Source			
Φ.010 (0.25) (M T	Term 3	Gate			

NOTES:

- 1. Dimensions are in inches.
- 2. Millimeters are given for general information only.
- 3. All terminals are isolated from case.
- 4. This area is for the lead feed-through eyelets (configuration is optional, but will not extend beyond this zone).
- 5. In accordance with ASME Y14.5M, diameters are equivalent to ϕx symbology.
 - * FIGURE 1. Dimensions and configuration (TO-257AA).

- 3. REQUIREMENTS
- 3.1 General. The individual item requirements shall be as specified in MIL-PRF-19500 and as modified herein.
- 3.2 <u>Qualification</u>. Devices furnished under this specification shall be products that are manufactured by a manufacturer authorized by the qualifying activity for listing on the applicable qualified manufacturer's list (QML) before contract award (see 4.2 and 6.3).
- 3.3 <u>Abbreviations, symbols, and definitions</u>. Abbreviations, symbols, and definitions used herein shall be as specified in MIL-PRF-19500 and as follows.

I_{AS} Rated avalanche current, nonrepetitive. nCnano Coulomb.

- 3.4 Interface and physical dimensions. Interface and physical dimensions shall be as specified in MIL-PRF-19500, and on figure 1 (TO-257AA). Methods used for electrical isolation of the terminal feedthroughs shall employ materials that contain a minimum of 90 percent AL_2O_3 (ceramic). Examples of such construction techniques are metallized ceramic eyelets or ceramic walled packages.
- 3.4.1 <u>Lead finish</u>. Lead finish shall be solderable in accordance with MIL-PRF-19500, MIL-STD-750, and herein. Where a choice of lead finish is desired, it shall be specified in the acquisition document (see 6.2).
 - 3.4.2 Internal construction. Multiple chip construction shall not be permitted.
 - 3.5 Marking. Marking shall be in accordance with MIL-PRF-19500.
 - 3.6 <u>Electrostatic discharge protection</u>. The devices covered by this specification require electrostatic protection.
- 3.6.1 <u>Handling</u>. MOS devices must be handled with certain precautions to avoid damage due to the accumulation of static charge. The following handling procedures shall be followed:
 - a. Devices shall be handled on benches with conductive handling devices.
 - b. Ground test equipment, tools, and personnel handling devices.
 - c. Do not handle devices by the leads.
 - d. Store devices in conductive foam or carriers.
 - e. Avoid use of plastic, rubber, or silk in MOS areas.
 - f. Maintain relative humidity above 50 percent, if practical.
 - g. Care shall be exercised, during test and troubleshooting, to apply not more than maximum rated voltage to any lead.
 - h. Gate must be terminated to source. R \leq 100 k Ω , whenever bias voltage is to be applied drain to source.
- 3.7 <u>Electrical performance characteristics</u>. Unless otherwise specified herein, the electrical performance characteristics are as specified in 1.3, 1.4, and table I herein.
 - 3.8 Electrical test requirements. The electrical test requirements shall be table I as specified herein.
- 3.9 <u>Workmanship</u>. Semiconductor devices shall be processed in such a manner as to be uniform in quality and shall be free from other defects that will affect life, serviceability, or appearance.

4. VERIFICATION

- 4.1 Classification of inspections. The inspection requirements specified herein are classified as follows:
 - a. Qualification inspection (see 4.2).
 - b. Screening (see 4.3).
 - c. Conformance inspection (see 4.4 and tables I and II).
- 4.2 Qualification inspection. Qualification inspection shall be in accordance with MIL-PRF-19500 and as specified herein.
- 4.2.1 <u>Group E qualification</u>. Group E inspection shall be performed for qualification or re-qualification only. In case qualification was awarded to a prior revision of the specification sheet that did not request the performance of table III tests, the tests specified in table III herein that were not performed in the prior revision shall be performed on the first inspection lot of this revision to maintain qualification.

* 4.3 <u>Screening (JANS and JANTXV levels only)</u>. Screening shall be in accordance with table E-IV of MIL-PRF-19500, and as specified herein. The following measurements shall be made in accordance with table I herein. Devices that exceed the limits of table I herein shall not be acceptable.

Screen (see table E-IV of MIL-PRF-19500)	Measu	urement I				
(1) (2)	JANS level	JANTXV level				
(3)	Gate stress test (see 4.3.1)	Gate stress test (see 4.3.1)				
(3)	Method 3470 of MIL-STD-750. (see 4.3.2)	Method 3470 of MIL-STD-750. (see 4.3.2)				
(3) 3c	Method 3161 of MIL-STD-750 (see 4.3.3)	Method 3161 of MIL-STD-750 (see 4.3.3)				
9	I _{GSSF1} , I _{GSSR1} , I _{DSS1} , subgroup 2 of table I herein	Not applicable				
10	Method 1042 of MIL-STD-750, test condition B	Method 1042 of MIL-STD-750, test condition B				
11	$\begin{split} &I_{GSSF1},I_{GSSR1},I_{DSS1},r_{DS(on)1},V_{GS(th)1}\\ &Subgroup\ 2\ of\ table\ I\ herein.\\ &\Delta I_{GSSF1}=\pm 20\ nA\ dc\ or\pm 100\ percent\ of\ initial\ value,\ whichever\ is\ greater.\\ &\Delta I_{GSSR1}=\pm 20\ nA\ dc\ or\pm 100\ percent\ of\ initial\ value,\ whichever\ is\ greater.\\ &\Delta I_{DSS1}=\pm 25\ \mu A\ dc\ or\pm 100\ percent\ of\ initial\ value,\ whichever\ is\ greater. \end{split}$	I _{GSSF1} , I _{GSSR1} , I _{DSS1} , r _{DS(on)1} , V _{GS(th)1} Subgroup 2 of table I herein.				
12	Method 1042 of MIL-STD-750, test condition A	Method 1042 of MIL-STD-750, test condition A				
13	Subgroup 2 and 3 of table I herein. $\Delta I_{GSSF1} = \pm 20 \text{ nA dc or} \pm 100 \text{ percent of initial value, whichever is greater.}$ $\Delta I_{GSSR1} = \pm 20 \text{ nA dc or} \pm 100 \text{ percent of initial value, whichever is greater.}$ $\Delta I_{DSS1} = \pm 25 \text{ µA dc or} \pm 100 \text{ percent of initial value, whichever is greater.}$ $\Delta I_{DSS1} = \pm 20 \text{ percent of initial value.}$ $\Delta I_{DS(on)1} = \pm 20 \text{ percent of initial value.}$ $\Delta I_{DS(on)1} = \pm 20 \text{ percent of initial value.}$	Subgroup 2 of table I herein. $\Delta I_{GSSF1} = \pm 20 \text{ nA dc or } \pm 100 \text{ percent of initial value, whichever is greater.}$ $\Delta I_{GSSR1} = \pm 20 \text{ nA dc or } \pm 100 \text{ percent of initial value, whichever is greater.}$ $\Delta I_{DSS1} = \pm 25 \mu\text{A dc or } \pm 100 \text{ percent of initial value, whichever is greater.}$ $\Delta I_{DSS1} = \pm 25 \mu\text{A dc or } \pm 100 \text{ percent of initial value, whichever is greater.}$ $\Delta I_{DS(on)1} = \pm 20 \text{ percent of initial value.}$ $\Delta I_{DS(on)1} = \pm 20 \text{ percent of initial value.}$				

- (1) At the end of the test program, $I_{\text{GSSF1}},\,I_{\text{GSSR1}},$ and I_{DSS1} are measured.
- (2) An out-of-family program to characterize I_{GSSF1} , I_{GSSR1} , I_{DSS1} , and $V_{GS(th)1}$ shall be invoked.
- (3) Shall be performed anytime after temperature cycling, screen 3a; and does not need to be repeated in screening requirements.

- 4.3.1 Gate stress test. Apply $V_{GS} = \pm 24 \text{ V}$ minimum for $t = 250 \mu s$ minimum.
- 4.3.2 Single pulse avalanche energy (EAS).
 - a. Peak current (I_{AS})......I_{D1}.
 - b. Peak gate voltage (V_{GS})...... 12 V.

 - e. Inductance $\left[\frac{2E_{AS}}{\left(I_{D_1}\right)^2} \right] \left[\frac{V_{\rm BR} V_{\rm DD}}{V_{\rm BR}} \right] \ {\rm mH \ minimum}.$
 - f. Number of pulses to be applied 1 pulse minimum.
 - g. Supply voltage V_{DD} = 50 V, or 25 V for 100 V devices.
- * 4.3.3 <u>Thermal impedance</u>. The thermal impedance measurements shall be performed in accordance with method 3161 of MIL-STD-750 using the guidelines in that method for determining I_M , I_H , t_H , t_{SW} , (and V_H where appropriate). Measurement delay time (t_{MD}) = 70 μ s max. See table III, group E, subgroup 4 herein.
- 4.4 <u>Conformance inspection</u>. Conformance inspection shall be in accordance with MIL-PRF-19500 and as specified herein.
- 4.4.1 <u>Group A inspection</u>. Group A inspection shall be conducted in accordance with MIL-PRF-19500 and table I herein. <u>Electrical measurements</u> (end-points) shall be in accordance with table I, subgroup 2 herein.
- 4.4.2 <u>Group B inspection</u>. Group B inspection shall be conducted in accordance with the conditions specified for subgroup testing in table E-VIA (JANS) and table E-VIB (JANTXV) of MIL-PRF-19500, and as follows. Electrical measurements (end-points) shall be in accordance with table I, subgroup 2 herein.
- * 4.4.2.1 Group B inspection, table E-VIA (JANS) of MIL-PRF-19500.

<u>Subgroup</u>	Method	<u>Condition</u>
В3	1051	Condition G.
B4	1042	The heating cycle shall be 1 minute minimum, 2,000 cycles. No heat sink nor forced air cooling on the device shall be permitted.
B5	1042	Condition A; V_{DS} = 100 percent of rated; T_A = +175°C, t = 120 hours or T_A = +150°C, t = 240 hours; read and record $V_{BR(DSS)}$ (pre and post) at I_D = 1 mA; read and record I_{DSS} (pre and post), in accordance with table I, subgroup 2.
B5	1042	Condition B; V_{GS} = 100 percent of rated T_A = +175°C, t = 24 or T_A = +150°C, t = 48 hours.

4.4.2.2 Group B inspection, table E-VIB (JANTXV) of MIL-PRF-19500.

Subgroup	Method	<u>Condition</u>
B2	1051	Condition G.
В3	1042	The heating cycle shall be 1 minute minimum.

4.4.3 <u>Group C inspection</u>. Group C inspection shall be conducted in accordance with the conditions specified for subgroup testing in table E-VII of MIL-PRF-19500, and as follows. Electrical measurements (end-points) shall be in accordance with table I, subgroup 2 herein.

	Subgroup	<u>Method</u>	<u>Condition</u>
	C2	2036	Test condition A, weight = 10 lbs, t = 10 seconds.
*	C5	3161	See 4.3.3, $R_{\theta JC(max)} = 1.67^{\circ}C/W$
	C6	1042	The heating cycle shall be 1 minute minimum, 6,000 cycles. No heat sink nor forced air cooling on the device shall be permitted.

- 4.4.4 <u>Group D Inspection</u>. Group D inspection shall be conducted in accordance with appendix E, table E-VIII of MIL-PRF-19500 and table II herein.
- 4.4.5 <u>Group E inspection</u>. Group E inspection shall be conducted in accordance with the conditions specified for subgroup testing in appendix E, table E-IX of MIL-PRF-19500 and as specified herein. Electrical measurements (end-points) shall be in accordance with table I, subgroup 2 herein.
 - 4.5 Methods of inspection. Methods of inspection shall be as specified in appropriate tables and as follows.
- 4.5.1 <u>Pulse measurements</u>. Conditions for pulse measurements shall be as specified in section 4 of MIL-STD-750.

* TABLE I. Group A inspection.

Inspection <u>1</u> /		MIL-STD-750	Symbol	Symbol		Unit
	Method	Condition		Min	Max	
Subgroup 1						
Visual and mechanical inspection	2071					
Subgroup 2						
Thermal impedance 2/	3161	See 4.3.3	Z _{θJC}			°C/W
Breakdown voltage drain to source	3407	$V_{GS} = 0$, $I_D = 1$ mA dc, bias condition C	V _{(BR)DSS}			
2N7380 2N7381				100 200		V dc V dc
Gate to source voltage (threshold)	3403	$V_{DS} \ge V_{GS}$, I_D = 1.0 mA	V _{GS(th)1}	2.0	4.0	V dc
Gate current	3411	V_{GS} = +20 V dc, V_{DS} = 0, bias condition C	I _{GSSF1}		+100	nA dc
Gate current	3411	V_{GS} = -20 V dc, V_{DS} = 0, bias condition C	I _{GSSR1}		-100	nA dc
Drain current	3413	V_{GS} = 0, V_{DS} = 80 percent of rated V_{DS} , bias condition C	I _{DSS1}		25	μA dc
Static drain to source on-state resistance	3421	V_{GS} = 12 V dc, condition A, pulsed (see 4.5.1), I_D = rated I_{D2} (see 1.3)	r _{DS(on)1}			
2N7380 2N7381		(666 1.6.1), 15 Taled 152 (666 1.6)			0.18 0.40	Ω Ω
Static drain to source on-state resistance	3421	V_{GS} = 12 V dc, condition A, pulsed (see 4.5.1), I_D = rated I_{D1} (see 1.3)	r _{DS(on)2}			
2N7380 2N7381					0.20 0.49	Ω Ω
Forward voltage (source drain diode)	4011	$V_{GS} = 0$, $I_D = $ rated I_{D1} pulsed (see 4.5.1)	V _{SD}			
2N7380 2N7381					1.8 1.4	V dc V dc

See footnotes at end of table.

* TABLE I. Group A inspection - Continued.

Inspection <u>1/</u>		MIL-STD-750	Symbol	Lir	nits	Unit
	Method	Condition		Min	Max	
Subgroup 3						
High temperature operation:		T _A = +125°C				
Gate current	3411	Bias condition C, V_{GS} = ± 20 V dc, V_{DS} = 0	I _{GSS2}		±200	nA dc
Drain current	3413	Bias condition C, $V_{GS} = 0$, $V_{DS} = 80$ percent of rated V_{DS}	I _{DSS3}		0.25	mA dc
Static drain to source on-state	3421	V_{GS} = 12 V dc, pulsed (see 4.5.1), I_D = rated I_{D2}	r _{DS(on)3}			
2N7380 2N7381					0.35 0.75	Ω
Gate to source voltage (threshold)	3403	$V_{DS} \ge V_{GS}$, I_D = 1.0 mA dc	V _{GS(th)2}	1.0		V dc
Low temperature operation:		T _A = -55°C				
Gate to source voltage (threshold)	3403	$V_{DS} \ge V_{GS}$, I_D = 1.0 mA dc	V _{GS(th)3}		5.0	V dc
Subgroup 4						
Switching time test	3472	I_D = rated I_{D1} , V_{GS} = 12 V dc, gate drive impedance = 7.5 Ω , V_{DD} = 50 percent of $V_{BR(DSS)}$				
Turn-on delay time			t _{d(on)}		25	ns
Rise time 2N7380 2N7381			t _r		60 50	ns ns
Turn-off delay time 2N7380 2N7381			t _{d(off)}		40 70	ns ns
Fall time 2N7380 2N7381			t _f		30 60	ns ns

See footnotes at end of table.

* TABLE I. Group A inspection - Continued.

Inspection 1/		MIL-STD-750	Symbol	Lir	mits	Unit
	Method	Condition		Min	Max	
Subgroup 4 - Continued.						
Forward transconductance	3475	$I_D = I_{D2}$, $V_{DD} = 15 \text{ V dc see } 4.5.1$	g _{fs}	2.5		s
Subgroup 5						
Safe operating area test (high voltage)	3474	See figure 4, t_p = 10 ms, V_{DS} = 80 percent of rated $V_{BR(DSS)}$, V_{DS} = 200 V maximum				
Electrical measurements		See table I, subgroup 2				
Subgroup 6						
Not applicable						
Subgroup 7						
Gate charge	3471	Condition B				
On-state gate charge 2N7380 2N7381			Q _{g(on)}		40 50	nC nC
Gate to source charge			Q_gs		10	nC
Gate to drain charge 2N7380 2N7381			Q_gd		20 25	nC nC
Reverse recovery time	3473	$d_i/d_t \le 100 \text{ A/}\mu\text{s}, V_{DD} \le 50 \text{ V},$	t _{rr}			
2N7380 2N7381		$I_{D} = I_{D1}$			275 460	ns ns

 $[\]underline{1}/$ For sampling plan, see MIL-PRF-19500. $\underline{2}/$ This test required for the following end-point measurements only:

Group B, subgroups 3 and 4 (JANS).

Group B, subgroups 2 and 3 (JANTXV). Group C, subgroups 2 and 6.

Group E, subgroup 1.

* TABLE II. Group D inspection.

Inspection	MI	IL-STD-750	Symbol			adiatior nits	1			radiation nits		Unit
<u>1</u> / <u>2</u> / <u>3</u> /	Method	Conditions										
				M, D,	and R	F, G, a	and H <u>4</u> /	M, D,	and R	F, G, ar	nd H <u>4</u> /	
				Min	Max	Min	Max	Min	Max	Min	Max	
Subgroup 2		T _C = +25°C										
Steady-state total dose irradiation (V _{GS} bias)	1019	V _{GS} = 12 V, V _{DS} = 0										
Steady-state total dose irradiation (V _{DS} bias)		V_{GS} = 0, V_{DS} = 80 percent of rated V_{DS} (pre-irradiation)										
End-point electrical:												
Breakdown voltage, drain to source	3407	V _{GS} = 0, I _D = 1 mA, bias condition C	V _{(BR)DSS}									
2N7380 2N7381				100 200		100 200		100 200		100 200		V dc V dc
Gate to source voltage (threshold)	3403	$V_{DS} \ge V_{GS}$, $I_D = 1 \text{ mA}$	V _{GS(th)}	2.0	4.0	2.0	4.0	2.0	4.0	1.25	4.5	V dc
Gate current	3411	V _{GS} = 20 V, V _{DS} = 0 V, bias condition C	I _{GSSF1}		100		100		100		100	nA dc
Gate current	3411	V_{GS} = 20 V, V_{DS} = 0, bias condition C	I _{GSSR1}		-100		-100		-100		-100	nA dc

See footnotes at end of table.

* TABLE II. Group D inspection - Continued.

Inspection	MIL-STD-750		Symbol	Pre-irradiation limits			Post-irradiation limits			Unit		
<u>1</u> / <u>2</u> / <u>3</u> /	Method	Conditions	-									
	Wicarioa	Conditions		M, D,	and R	F, G, a	and H <u>4</u> /	M, D,	and R	F, G, ar	nd H <u>4</u> /	
				Min	Max	Min	Max	Min	Max	Min	Max	
Subgroup 2 - Continued		T _C = +25°C										
Drain current		V_{GS} = 0, bias condition C, V_{DS} = 80 percent of rated V_{DS} (pre- irradiation)	I _{DSS}									
2N7380 2N7381		,			25 25		25 25		25 25		50 50	μΑ dc μΑ dc
Static drain to source on-state voltage 2N7380 2N7381	3405	V_{GS} = 12 V, condition A pulsed, see 4.5.1. I_D = I_{D2}	V _{DS(ON)}		1.638 2.4		1.638 2.4		1.638 2.4		2.184 3.18	V dc V dc
Forward voltage source drain diode	4011	$V_{GS} = 0$, $I_D = I_{D1}$, bias condition C	V _{SD}									
2N7380 2N7381					1.8 1.4		1.8 1.4		1.8 1.4		1.8 1.4	V V

For sampling plan, see MIL-PRF-19500. Separate samples shall be pulled for each bias.


Group D qualification may be performed anytime prior to lot formation. Wafers qualified to these group D QCI requirements may be used for any other specification sheet utilizing the same die design.

The "H" designation represents devices which pass end-points at M, D, R, F, G, and H designated Total-Ionizing-Dose (TID)


* TABLE III. Group E inspection (all quality levels) - for qualification or re-qualification only.


	Inspection		Sample	
		Method	plan	
	Subgroup 1			45 devices, c = 0
	Temperature cycling	1051	Test condition G, 500 cycles	
	Hermetic seal Fine leak Gross leak	1071	Test conditions G or H Test conditions C or D	
	Electrical measurements		See table I, subgroup 2	
	Subgroup 2 1/			45 devices, c = 0
	Steady-state reverse bias	1042	Condition A, 1,000 hours	C = 0
	Electrical measurements		See table I, subgroup 2	
	Steady-state gate bias	1042	Condition B, 1,000 hours	
	Electrical measurements		See table I, subgroup 2	
	Subgroup 4			Sample size N/A
*	Thermal impedance curves		See MIL-PRF-19500.	IN/A
	Subgroup 6			3 devices
	ESD	1020	Not required for devices classified as ESD class 1.	
*	Subgroup 10			22 devices, c = 0
	Commutating diode for safe operating area test procedure for measuring dv/dt during reverse recovery of power MOSFET transistors or insulated gate bipolar transistors	3476	Test conditions shall be derived by the manufacturer	C = 0

 $[\]underline{1}$ / A separate sample for each test may be pulled.



* FIGURE 2. Thermal impedance curves.





2N7381

FIGURE 3. Maximum drain current vs case temperature graphs.




FIGURE 4. Safe operating area graphs.




FIGURE 4. Safe operating area graphs - Continued.

5. PACKAGING

* 5.1 <u>Packaging</u>. For acquisition purposes, the packaging requirements shall be as specified in the contract or order (see 6.2). When packaging of materiel is to be performed by DoD or in-house contractor personnel, these personnel need to contact the responsible packaging activity to ascertain packaging requirements. Packaging requirements are maintained by the Inventory Control Point's packaging activities within the Military Service or Defense Agency, or within the Military Service's system commands. Packaging data retrieval is available from the managing Military Department's or Defense Agency's automated packaging files, CD-ROM products, or by contacting the responsible packaging activity.

6. NOTES

(This section contains information of a general or explanatory nature that may be helpful, but is not mandatory.)

- 6.1 Intended use. The notes specified in MIL-PRF-19500 are applicable to this specification.
- 6.2 Acquisition requirements. Acquisition documents should specify the following:
 - a. Title, number, and date of this specification.
 - b. Packaging requirements (see 5.1).
 - c. Lead finish (see 3.4.1).
 - d. Product assurance level and type designator.
- 6.3 Qualification. With respect to products requiring qualification, awards will be made only for products which are, at the time of award of contract, qualified for inclusion in Qualified Manufacturers List (QML 19500) whether or not such products have actually been so listed by that date. The attention of the contractors is called to these requirements, and manufacturers are urged to arrange to have the products that they propose to offer to the Federal Government tested for qualification in order that they may be eligible to be awarded contracts or orders for the products covered by this specification. Information pertaining to qualification of products may be obtained from Defense Supply Center, Columbus, ATTN: DSCC/VQE, P.O. Box 3990, Columbus, OH 43218-3990 or e-mail vge.chief@dla.mil.
 - 6.4 Supersession data. This specification supersedes DESC drawing 89009, dated 19 December 1989.
- * 6.5 <u>JANC die versions</u>. The JANHC and JANKC die versions of these devices are covered under specification sheet MIL-PRF-19500/657.
- 6.6 <u>Changes from previous issue</u>. The margins of this specification are marked with asterisks to indicate where changes from the previous issue were made. This was done as a convenience only and the Government assumes no liability whatsoever for any inaccuracies in these notations. Bidders and contractors are cautioned to evaluate the requirements of this document based on the entire content irrespective of the marginal notations and relationship to the last previous issue.

Custodians:

Army - CR Navy - EC Air Force - 11 NASA - NA DLA - CC Preparing activity: DLA - CC

(Project 5961-2006-040)

Review activities:

Army - SM Navy - AS, MC, OS Air Force - 19

NOTE: The activities listed above were interested in this document as of the date of this document. Since organizations and responsibilities can change, you should verify the currency of the information above using the ASSIST Online database at http://assist.daps.dla.mil/.